




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : H04B 1/38	A1	(11) International Publication Number: WO 00/69085 (43) International Publication Date: 16 November 2000 (16.11.00)
(21) International Application Number: PCT/US00/12475 (22) International Filing Date: 5 May 2000 (05.05.00) (30) Priority Data: 60/133,136 7 May 1999 (07.05.99) US (71) Applicant: MORPHICS TECHNOLOGY INC. [US/US]; 1550 S. Bascom Avenue, Campbell, CA 95008-0638 (US). (72) Inventor: SUBRAMANIAN, Ravi; 150 Alley Way, Mountain View, CA 94040 (US). (74) Agents: GALLIANI, William, S. et al.; Pennie & Edmonds LLP, 1155 Avenue of the Americas, New York, NY 10036 (US).		(81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i>

(54) Title: PROGRAMMABLE DIGITAL INTERMEDIATE FREQUENCY TRANSCEIVER



(57) Abstract

A monolithic CMOS programmable digital intermediate frequency receiver (20) includes a programmable memory (29), a clock generator (26), a sigma delta converter (22), a digital downconverter (24), and a decimation filter network (28). The programmable memory (29) receives and stores a first value representative of a programmable parameter k and a second value representative of programmable parameter N . Coupled to the programmable memory (29), the clock generator (26) generates a first clock signal, a second clock signal and a third clock signal. The first clock signal has a first frequency, f_1 , the second clock signal has a second frequency approximately equal to f_1/k and the third clock signal has a third frequency approximately equal to f_1/N . The sigma delta converter (22), the digital downconverter (24) and the decimation filter network (28) use the respective first, second and third clock signals to generate the respective set of digital signals.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

PROGRAMMABLE DIGITAL INTERMEDIATE FREQUENCY TRANSCEIVER

CROSS REFERENCE TO RELATED APPLICATION

This application claims priority from the Provisional Application entitled "Programmable Digital Intermediate Frequency Transceiver", U.S. Serial No. 60/133,136, filed May 7, 1999.

5

BRIEF DESCRIPTION OF THE INVENTION

This invention relates generally to communication devices. More particularly, this invention relates to a programmable, completely digital intermediate frequency transceiver for use in communication systems.

10

BACKGROUND OF THE INVENTION

Intermediate frequency transceivers have traditionally been implemented as analog devices. Increasingly, growing numbers of functions of intermediate frequency transceivers have been implemented with digital circuits. Figure 1 illustrates in block diagram form a prior art completely digital intermediate frequency receiver 10, which is commonly referred to as a bandpass digitized receiver. Receiver 10 includes a Flash Analog-to-Digital converter (A/D) 12, which directly digitizes the incoming intermediate frequency input signal. Flash A/D 12 offers the advantages of a large sampling bandwidth and a high spurious-free dynamic range; however these advantages are offset by significant disadvantages. First, Flash A/D 12 is typically realized using a bi-polar CMOS process, rather than the standard digital CMOS

processes used to realize Digital Mixer 13 and Digital Filter 14. This difference in CMOS processes prevents realization of Receiver 10 on a single substrate. Second, the amplitude resolution of Flash A/D 12 is limited to about eight bits. Receiver 10 as a whole suffers from another disadvantage. Receiver 10 is designed about specific, fixed frequencies, including intermediate frequency, F_{IF} , sampling frequency, F_s , and down conversion frequency, F_M . Any change in the value of any of these quantities requires a redesign.

Other types of A/Ds have not been deemed suitable alternatives to a Flash A/D in a completely digital IF Transceiver. Sigma-delta modulators are used as A/Ds in audio applications; however, their frequency range is inadequate for use in radio applications. Briefly described, delta modulation is an analog-to-digital conversion process where the output digital code represents the change, or slope, of the analog input signal, rather than the absolute value of the analog input signal. A sigma-delta converter is an oversampling analog-to-digital converter where the analog signal is sampled at rates much higher (e.g., 64 times) than the sampling rates that would be required with a Nyquist converter. Sigma-delta converters integrate the analog signal before performing delta modulation. The integral of the analog signal is encoded rather than the change in the analog signal, as is the case for traditional delta modulation.

The demand for completely digital IF receivers is mirrored by a demand for completely digital IF transmitters. Figure 6 illustrates in block diagram form a prior art intermediate frequency transmitter 100, which includes Digital-to-Analog Converters (D/A) 104 & 106 and analog Mixer 108. D/A 104 converts the digital In-phase data (I) into an analog I signal, while D/A 106 converts the digital Quadrature data (Q) into an analog Q signal. Analog Mixer 108 mixes the analog I and Q signals using a clock signal F_M to generate the IF output signal. Prior art transmitter 100 suffers from at least three disadvantages. First, transmitter 100 is implemented entirely with analog devices, achieving high performance is expensive. Second, because of its analog circuitry transmitter 100 cannot be realized as a monolithic CMOS device. Finally, transmitter 100 is designed about specific, fixed values of intermediate frequency, F_{IF} , and up conversion frequency, F_M . Any change in the value of either of these frequencies requires a redesign.

Thus, a need exists for a monolithic, programmable, completely digital intermediate frequency transceiver suited for application in a highly integrated, flexible, low-cost, low power device for communication applications.

5

SUMMARY OF THE INVENTION

The monolithic CMOS programmable digital intermediate frequency receiver of the present invention includes a programmable memory, a clock generator, a sigma delta converter, a digital downconverter, and a decimation filter network. The programmable memory receives and stores a first value representative of a programmable parameter k and a second value representative of programmable parameter N . Coupled to the programmable memory, the clock generator generates a first clock signal, a second clock signal and a third clock signal. The first clock signal has a first frequency, f_1 , the second clock signal has a second frequency approximately equal to f_1/k and the third clock signal has a third frequency approximately equal to f_1/N . The sigma delta converter samples an analog input signal having an intermediate frequency using the first clock signal to generate a first set of digital signals. The digital downconverter mixes down the first set of digital signals using the second clock signal to generate a second set of digital signals. Finally, the decimation filter network filters the second set of digital signals using the third clock signal to generate a third set of digital signals.

10
15
20

The invention may also be realized as a completely digital, programmable monolithic CMOS IF Transceiver. The completely digital architecture achieves intermediate frequency up-conversion and down-conversion. A combination sigma-delta architecture and polyphase filter is used to achieve the up-conversion and down-conversion.

25

The invention allows the replacement of expensive analog components with lower-cost CMOS digital circuits. The invention facilitates the use of a single architecture across a wide variety of intermediate frequencies and channel bandwidths. The completely digital path ensures a linear transmit and receive path.

30

BRIEF DESCRIPTION OF THE DRAWINGS

For a better understanding of the invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

5 FIGURE 1 illustrates a prior art completely digital intermediate frequency receiver.

FIGURE 2 illustrates a completely digital intermediate frequency receiver in accordance with an embodiment of the invention.

10 FIGURE 3 illustrates the relationship between k and the complexity of the digital and analog circuitry that must be used to realize the IF Transceiver of the present invention.

FIGURE 4 illustrates a completely digital intermediate frequency transmit processor in accordance with an embodiment of the invention.

15 FIGURE 5 illustrates a completely digital intermediate frequency transceiver in accordance with an embodiment of the invention.

FIGURE 6 illustrates a prior art intermediate frequency transmitter.

Like reference numerals refer to corresponding parts throughout the drawings.

DETAILED DESCRIPTION OF THE INVENTION

20 A. The IF Receiver

Figure 2 illustrates the intermediate frequency (IF) Receiver 20 of the present invention. IF Receiver 20 includes Sigma-Delta Converter 22, digital Down-Converter 24, Clock Generator 26, Decimation Filter Network 28 and programmable Memory 29. Unlike prior art Receiver 10, IF Receiver 20 is programmable and can
25 accommodate different intermediate, sampling and down conversion frequencies. IF Receiver 20 further differs from prior art Receiver 10 in that it is realized as a monolithic CMOS device on Substrate 21.

B. The Sigma-Delta Converter

30 Sigma-Delta Converter 22 takes the input analog IF signal on line 19 and digitizes it to produce an output binary digital word on line 23, which is coupled to digital Down-Converter 24. Sigma-delta converters have not been used as A/D Converters in IF Transceivers because their range of operation has been limited to the

audio range. However, as VLSI technology improved the frequency range of sigma-delta converters is extending beyond the audio range, making their use in IF Transceivers feasible.

Performing A/D conversion using Sigma-Delta Converter 22 offers at least two advantages. First, Sigma-Delta Converter 22 may be realized using a standard digital CMOS process, as may be digital Down-Converter 24, Clock Generator 26, Decimation Filter Network 28 and programmable Memory 29. This permits a single chip implementation of IF Receiver 20. Second, as compared to a Flash Converter, Sigma-Delta Converter 22 offers greater quantization resolution; e.g. 16 bits resolution compared to 8 bits resolution.

Referring still to Figure 2, other input signals to Sigma-Delta Converter 22 include two clock signals, a sample clock signal having a frequency F_s , and a second clock signal having a frequency F_s/k . Frequencies F_s and F_s/k are programmable, allowing Receiver 20 to accommodate a range of IF frequencies. Adjustment of these frequencies will be discussed below with respect to Clock Generator 26. The most efficient implementation of Sigma-Delta Converter 22 is arrived at for $k=4$, where Nyquist bandpass sampling assures that the correct sampled-data spectrum is selected in the digital domain.

Sigma-Delta Converter 22 may be realized using any one of prior art techniques. By way of example, the invention may be implemented with one of the sigma-delta modulators described by James C. Candy and Gabor C. Temes in *Oversampling Methods for A/D and D/A Conversion* in OVERSAMPLING DELTA-SIGMA DATA CONVERTERS: THEORY, DESIGN, AND SIMULATION (1992).

C. The Receiver Down-Converter and Filter

The binary digital output of Sigma-Delta Converter 22 on line 23 is fed to a programmable digital Down-Converter 24. This input is fed to both the in-phase (I) and quadrature (Q) arms of Down-Converter 24, which multiply the input signal with a phase-shifted version of the second clock signal, whose frequency is F_s/k , to produce down-converted, appropriately phase-shifted IQ outputs on lines 25 and 27.

Each of the digital output signals from Down-Converter 24 is then fed into digital Decimation Filter Network 28, which removes band quantization noise. Decimation Filter Network 28 includes two finite impulse response filters (FIR Filter)

30. Each FIR Filter 30 receives an input at the rate F_s and decimates it to a rate determined by a third clock signal. The third clock signal has a frequency F_s/N_i , where N_i is a programmable parameter associated with a service i . The third clock signal is also generated by Clock Generator 26. In addition, the filter coefficients of
 5 FIR Filters 30 are also programmable, depending on characteristics of the desired channel and the out-of-band noise spectrum. These coefficients can be represented as canonic-signed-digits for efficient VLSI implementation. The outputs of FIR Filters 30 are then fed into Multiplexer 32. Multiplexer 32 alternately switches its input between the IQ channels, to produce a baseband IQ bitstream on line 33 that is fed
 10 into a signal detection processor (not illustrated).

D. The Clock Generator and Programmable Memory

Clock Generator 26 generates the clock signals necessary to IF Receiver 20 in conjunction with programmable Memory 29. These clock signals include the first clock signal, which has a frequency F_s , the second clock signal, which has a frequency
 15 F_s/k , and the third clock signal which has a frequency of F_s/N . The frequency of all three clock signals can be adjusted, allowing IF Receiver 20 to accommodate a range of IF frequencies, rather than a single fixed frequency. The value of F_s is controlled via a crystal oscillator circuit. The value chosen for F_s depends upon the intermediate frequency, F_{IF} , to be supported by IF Receiver 20. In general, F_s should be a multiple
 20 of F_{IF} and greater than the frequency Nyquist rate. Preferably, the relationship between F_s and F_{IF} is that of Expression (1).

$$(1) F_s = (4F_{IF})/(2k-1); \text{ where } k \text{ is a non-zero integer.}$$

The value of k chosen effects not only the value of F_s , it effects the type of circuitry that must be used to realized IF Receiver 20. Figure 3 graphs the relationship
 25 between k and the complexity of the digital and analog circuitry that must be used to realize IF Receiver 20. As k increases, the complexity of the necessary digital circuitry increases, while the complexity of the necessary analog circuitry decreases. Given that other factors already dictate the use of very complex digital circuitry within other circuits that might be fabricated on Substrate 21 with IF
 30 Receiver 20, the ability to use relatively simple and cheap analog circuitry prior to IF Receiver 20 is desirable. A value of k as low as 4 will permit the use of simple and cheap analog circuitry. A value representative of the chosen value k is stored in

programmable Memory 29, permitting adjustment of the frequency F/k of the second clock signal.

The frequency of the third clock signal, F/N_i , is referred to as a symbol rate, or symbol frequency, which is denoted F_{symbol} . The symbol rate is dictated by the service i being processed by IF Receiver 20, with each service having a unique symbol rate. Given the chosen value of F , and the symbol rates that must be supported, the necessary values of N_i can be determined and programmed into programmable Memory 29 using Expression (2).

$$(2) N_i = F/F_{symbol_i}; \text{ where } i \text{ is an integer.}$$

Given a value of 1 for k and standard symbol rates, values of N_i are on the order of 100. Values of k and N_i , along with FIR filter coefficient values, are stored in programmable Memory 29. Programming of Memory 29 is under the control of Microprocessor 40 and/or Digital Signal Processor (DSP) 42. Memory 29 couples signals representative of the values of k and N_i to Clock Generator 26.

15 E. A Monolithic CMOS IF Transmitter

Figure 4 illustrates a completely digital, programmable IF Transmitter 50 in accordance with an embodiment of the invention. IF Transmitter 50 is fabricated on Substrate 21, using a single CMOS process, and includes digital Interpolator Network 52, digital quadrature Modulator 54, and digital-to-analog converter (D/A) 56. Unlike prior art transmitter 100, IF Transmitter 50 digitally up converts the baseband I and Q signals, thus permitting the remaining transmission functions to be performed digitally and to be implemented as a monolithic CMOS device. The digital implementation of IF Transmitter 50 enables modification of frequency values without redesign.

The input digital I and Q signals on line 51 is passed to Demultiplexer 58 to separate into in-phase and quadrature (IQ) digital streams on lines 57 and 59. Each stream is then fed into an Interpolator 60, which uses a factor G for interpolation. Again, using Nyquist bandpass sampling theory and $G=4$ leads to an extremely efficient implementation. Digital interpolation can be achieved using efficient $\sin(x)/x$ filtering, or efficient trigonometric approximations. Interpolators 60 perform their function using two clock signals received from Clock Generator 26, one clock signal with a frequency of F/B and the other with a frequency of $F/(G*B)$. Like G , B is a programmable parameter. The output of each Interpolator 60 is then fed into a Delta-

Sigma Modulator 62, which uses a clock signal having a frequency of F_s to produce digital output signals on lines 61 and 63. Delta-Sigma Modulators 62 may be realized using modulators of the type described in James C. Candy and Gabor C. Temes in *Oversampling Methods for A/D and D/A Conversion* in OVERSAMPLING DELTA-SIGMA DATA CONVERTERS: THEORY, DESIGN, AND SIMULATION (1992).

Modulator 54 receives as inputs the signals on lines 61 and 63 and couples them to an I-channel Mixer and a Q-channel Mixer. Modulator 54 mixes its input signals up using a phase-shifted version of a sixth clock signal, which has a frequency of F_s/L . L is a programmable parameter. Summer 64 sums the outputs of the I-channel Mixer and the Q-channel Mixer, and the resulting digital word is fed into D/A 56. D/A 56 uses a Sample-and-Hold circuit 66, operating at a rate of $F_s/2$, before passing through a low-cost analog IF reconstruction filter. The resulting output is an IF signal on line 67.

The clock signals used by IF Transmitter 50 are generated by Clock Generator 26 in conjunction with programmable Memory 29. These include a fourth clock signal having a frequency of F_s/B , a fifth clock signal having a frequency of $F_s/(G*B)$, a sixth clock signal having a frequency of F_s/L , and a seventh clock signal having a frequency of $F_s/2$. As discussed previously, the value of the F_s frequency is controlled via a crystal oscillator circuit. The value chosen for F_s depends upon the intermediate frequency, F_{IF} , to be supported by IF Receiver is controlled via a crystal oscillator circuit (not illustrated). Because the F_s clock signal will be used to clock the over-sampling Delta-Sigma Modulators 60 the value chosen for F_s should be a multiple of F_{IF} and greater than the frequency Nyquist rate. Preferably, $F_s = F_{IF}$.

The frequency of the fourth clock signal depends upon the value of B , where B represents the bandwidth of the output signal on line 67. A value representative of the chosen value B is stored in programmable Memory 29, permitting adjustment of the frequency F_s/B of the fourth clock signal.

The parameter G_i controls the value of the frequency of the fifth clock signal, $F_s/(G_i*B)$, which represent a symbol rate, F_{symbol} . Each service i supported by IF

Transmitter 50 has an associated F_{symbol} . Thus, appropriate values for parameters G_i can be determined using the relationship of Expression (3).

$$(3) G_i = F / (F_{symbol} * B).$$

Typically, values of G_i are chosen to be within a range of 64-128. Values
5 representative of the chosen value G_i are stored in programmable Memory 29, permitting adjustment of the frequency of the fifth clock signal.

The parameter L controls the values of the frequency of the sixth clock signal, F/L , which is used by Sample-and-Hold circuit 66. While there are no constraints on the value of L on the transmission end, design of the associated receiver is simplified
10 by large values. Thus, preferable values of L are on the order of 24-36. A value representative of the chosen value L is stored in programmable Memory 29, permitting adjustment of the frequency of the sixth clock signal.

Programming of Memory 29 is under the control of a Microprocessor 40 and/or Digital Signal Processor (DSP) 42 (Fig.2). Memory 29 couples signals
15 representative of the values of B , G_i and L to Clock Generator 26.

E. A Monolithic CMOS IF Transceiver

Figure 5 illustrates a completely digital, programmable monolithic CMOS IF Transceiver in accordance with the present invention, which combines the previously described IF Receiver 20 and IF Transmitter 50.

20 F. Summary

Those skilled in the art will appreciate that the invention provides a parameterizable and programmable architecture for intermediate frequency signal processing. The completely digital architecture achieves intermediate frequency up-conversion and down-conversion. A combination sigma-delta architecture and
25 polyphase filter is used to achieve the up-conversion and down-conversion.

The invention allows the replacement of expensive analog components with lower-cost CMOS digital circuits. The invention facilitates the use of a single architecture across a wide variety of intermediate frequencies and channel bandwidths. The completely digital path ensures a linear transmit and receive path.

30 The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the invention. However, it will be apparent to one skilled in the art that the specific details are not required in order to

practice the invention. In other instances, well known circuits and devices are shown in block diagram form in order to avoid unnecessary distraction from the underlying invention. Thus, the foregoing descriptions of specific embodiments of the present invention are presented for purposes of illustration and description. They are not
5 intended to be exhaustive or to limit the invention to the precise forms disclosed, obviously many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various
10 modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.

IN THE CLAIMS:

1. A CMOS programmable digital intermediate frequency receiver, comprising:
a programmable memory receiving and storing a first value representative of a
5 programmable parameter k and a second value representative of programmable
parameter N ;
a clock generator coupled to the programmable memory, the clock generator
generating a first clock signal having a first frequency, f_i , a second clock signal having
a second frequency approximately equal to f_i/k , and a third clock signal having a third
10 frequency approximately equal to f_i/N ;
a sigma delta converter sampling an analog input signal having an intermediate
frequency using the first clock signal to generate a first set of digital signals;
a digital downconverter mixing down the first set of digital signals using the
second clock signal to generate a second set of digital signals; and
15 a decimation filter network filtering the second set of digital signals using the
third clock signal to generate a third set of digital signals.
2. A monolithic CMOS programmable digital intermediate frequency transceiver,
comprising:
20 a programmable memory receiving and storing a first value, a second value, a
third value, a fourth value and a fifth value, the first value being representative of a
programmable parameter k , the second value representative of programmable
parameter N , the third value being representative of a programmable parameter G , the
fourth value being representative of a programmable parameter B , the fifth value being
25 representative of a programmable parameter L ;
a clock generator coupled to the programmable memory, the clock generator
generating first, second, third, fourth, fifth and sixth clock signals, the first clock
signal having a first frequency, f_i , the second clock signal having a second frequency
approximately equal to f_i/k , the third clock signal having a third frequency
30 approximately equal to f_i/N , the fourth clock signal having a fourth frequency
approximately equal to f_i/B , the fifth clock signal having a fifth frequency

approximately equal to f_i/GB , and the sixth clock signal having a sixth frequency approximately equal to f_i/L ;

a receiver receiving an analog input signal having a first intermediate frequency, the receiver comprising:

5 a sigma delta converter sampling the analog input signal using the first clock signal to generate a first set of digital signals:

a digital downconverter mixing down the first set of digital signals using the second clock signal to generate a second set of digital signals;

a decimation filter network filtering the second set of digital signals using the third clock signal to generate a third set of digital signals:

10 a transmitter transmitting an analog output signal having a second intermediate frequency, the transmitter comprising:

a digital interpolator network interpolating a fourth set of digital signals using the fourth and fifth clock signals to generate a fifth set of digital signals;

15 a digital quadrature modulator mixing up the fifth set of digital signals using the sixth clock signal to generate a sixth set of digital signals; and

a digital-to-analog converter converting the sixth set of digital signals into the analog output signal.

20 3. A method of receiving an analog input signal having an intermediate frequency using a CMOS programmable digital intermediate frequency receiver, the method comprising:

receiving and storing a first value representative of a programmable parameter k and a second value representative of programmable parameter N ;

25 generating a first clock signal having a first frequency, f_i , a second clock signal having a second frequency approximately equal to f_i/k , and a third clock signal having a third frequency approximately equal to f_i/N ;

sampling the analog input signal having an intermediate frequency using a sigma delta converter and the first clock signal to generate a first set of digital signals;

30 mixing down the first set of digital signals using the second clock signal to generate a second set of digital signals; and

filtering the second set of digital signals using the third clock signal to generate a third set of digital signals.

4. A method of receiving and transmitting analog IF signals using a monolithic CMOS programmable digital intermediate frequency transceiver, the method comprising:

receiving and storing a first value, a second value, a third value, a fourth value and a fifth value, the first value being representative of a programmable parameter k , the second value representative of programmable parameter N , the third value being representative of a programmable parameter G , the fourth value being representative of a programmable parameter B , the fifth value being representative of a programmable parameter L :

generating first, second, third, fourth, fifth and sixth clock signals, the first clock signal having a first frequency, f_1 , the second clock signal having a second frequency approximately equal to f_1/k , the third clock signal having a third frequency approximately equal to f_1/N , the fourth clock signal having a fourth frequency approximately equal to f_1/B , the fifth clock signal having a fifth frequency approximately equal to f_1/GB , and the sixth clock signal having a sixth frequency approximately equal to f_1/L ;

sampling an analog input signal having a first IF frequency using a sigma delta converter and the first clock signal to generate a first set of digital signals;

mixing down the first set of digital signals using the second clock signal to generate a second set of digital signals;

filtering the second set of digital signals using the third clock signal to generate a third set of digital signals;


interpolating a fourth set of digital signals using the fourth and fifth clock signals to generate a fifth set of digital signals;

mixing up the fifth set of digital signals using the sixth clock signal to generate a sixth set of digital signals; and

converting the sixth set of digital signals into an analog output signal having a second IF frequency.

5. A monolithic CMOS programmable digital intermediate frequency transmitter, comprising:

- a programmable memory receiving and storing a first value, a second value, a third value, a fourth value and a fifth value, the first value being representative of a programmable parameter k , the second value representative of programmable parameter N , the third value being representative of a programmable parameter G , the fourth value being representative of a programmable parameter B , the fifth value being representative of a programmable parameter L ;
- 10 a clock generator coupled to the programmable memory, the clock generator generating first, second, and third clock signals, the first clock signal having a first frequency approximately equal to f_i/B , the second clock signal having a second frequency approximately equal to f_i/GB , and the third clock signal having a third frequency approximately equal to f_i/L ;
- 15 a digital interpolator network interpolating a first set of digital signals using the first and second clock signals to generate a second set of digital signals;
- a digital quadrature modulator mixing up the second set of digital signals using the third clock signal to generate a third set of digital signals; and
- a digital-to-analog converter converting the third set of digital signals into an analog output signal.






Fig. 2




Figure 3




Fig. 2.




Fig. 5




Figure 6
(Prior Art)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US00/12475

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H04B 1/38

US CL : 375/219, 316

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 375/219, 316, 340, 355

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,805,108 A (LENNEN) 08 September 1998, abstract, figs. 1, 13, 15-17 and 19 and col. 5, line 46 to col. 14, line 8.	1 and 3
Y	US 5,819,161 A (SAITO) 06 October 1998, abstract, figs. 1, 2 and 4, col. 3, line 47 to col. 7, line 63.	1-5
Y	US 5,375,146 A (CHALMERS) 20 December 1994, abstract, figs. 1, 2, 11 and 15.	1-5
A	US 5,748,047 A (GUTHRIE et al) 05 May 1998, abstract and figs. 1-2.	1-5

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

14 JULY 2000

Date of mailing of the international search report

01 AUG 2000

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

DON N. VO

Telephone No. (703) 305-4085

THIS PAGE BLANK (USPTO)

CORRECTED VERSION

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
16 November 2000 (16.11.2000)

PCT

(10) International Publication Number
WO 00/69085 A1

(51) International Patent Classification⁷: H04B 1/38

(21) International Application Number: PCT/US00/12475

(22) International Filing Date: 5 May 2000 (05.05.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/133,136 7 May 1999 (07.05.1999) US

(71) Applicant: MORPHICS TECHNOLOGY INC.
[US/US]: 1550 S. Bascom Avenue, Campbell, CA
95008-0638 (US).

(72) Inventor: SUBRAMANIAN, Ravi; 150 Alley Way,
Mountain View, CA 94040 (US).

(74) Agents: GALLIANI, William, S. et al.; Pennie & Ed-
monds LLP, 1155 Avenue of the Americas, New York, NY
10036 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

(48) Date of publication of this corrected version:
13 June 2002

[Continued on next page]

(54) Title: PROGRAMMABLE DIGITAL INTERMEDIATE FREQUENCY TRANSCEIVER



(57) Abstract: A monolithic CMOS programmable digital intermediate frequency receiver (20) includes a programmable memory (29), a clock generator (26), a sigma delta converter (22), a digital downconverter (24), and a decimation filter network (28). The programmable memory (29) receives and stores a first value representative of a programmable parameter k and a second value representative of programmable parameter N . Coupled to the programmable memory (29), the clock generator (26) generates a first clock signal, a second clock signal and a third clock signal. The first clock signal has a first frequency, f_1 , the second clock signal has a second frequency approximately equal to f_1/k and the third clock signal has a third frequency approximately equal to f_1/N . The sigma delta converter (22), the digital downconverter (24) and the decimation filter network (28) use the respective first, second and third clock signals to generate the respective set of digital signals.



(15) Information about Correction:

see PCT Gazette No. 24/2002 of 13 June 2002, Section II

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PROGRAMMABLE DIGITAL INTERMEDIATE FREQUENCY TRANSCEIVER

CROSS REFERENCE TO RELATED APPLICATION

This application claims priority from the Provisional Application entitled "Programmable Digital Intermediate Frequency Transceiver", U.S. Serial No. 60/133.136, filed May 7, 1999.

5

BRIEF DESCRIPTION OF THE INVENTION

This invention relates generally to communication devices. More particularly, this invention relates to a programmable, completely digital intermediate frequency transceiver for use in communication systems.

10

BACKGROUND OF THE INVENTION

Intermediate frequency transceivers have traditionally been implemented as analog devices. Increasingly, growing numbers of functions of intermediate frequency transceivers have been implemented with digital circuits. Figure 1 illustrates in block diagram form a prior art completely digital intermediate frequency receiver 10, which is commonly referred to as a bandpass digitized receiver. Receiver 10 includes a Flash Analog-to-Digital converter (A/D) 12, which directly digitizes the incoming intermediate frequency input signal. Flash A/D 12 offers the advantages of a large sampling bandwidth and a high spurious-free dynamic range; however these advantages are offset by significant disadvantages. First, Flash A/D 12 is typically realized using a bi-polar CMOS process, rather than the standard digital CMOS

processes used to realize Digital Mixer 13 and Digital Filter 14. This difference in CMOS processes prevents realization of Receiver 10 on a single substrate. Second, the amplitude resolution of Flash A/D 12 is limited to about eight bits. Receiver 10 as a whole suffers from another disadvantage. Receiver 10 is designed about specific, fixed frequencies, including intermediate frequency, F_{IF} , sampling frequency, F_s , and down conversion frequency, F_M . Any change in the value of any of these quantities requires a redesign.

Other types of A/Ds have not been deemed suitable alternatives to a Flash A/D in a completely digital IF Transceiver. Sigma-delta modulators are used as A/Ds in audio applications; however, their frequency range is inadequate for use in radio applications. Briefly described, delta modulation is an analog-to-digital conversion process where the output digital code represents the change, or slope, of the analog input signal, rather than the absolute value of the analog input signal. A sigma-delta converter is an oversampling analog-to-digital converter where the analog signal is sampled at rates much higher (e.g., 64 times) than the sampling rates that would be required with a Nyquist converter. Sigma-delta converters integrate the analog signal before performing delta modulation. The integral of the analog signal is encoded rather than the change in the analog signal, as is the case for traditional delta modulation.

The demand for completely digital IF receivers is mirrored by a demand for completely digital IF transmitters. Figure 6 illustrates in block diagram form a prior art intermediate frequency transmitter 100, which includes Digital-to-Analog Converters (D/A) 104 & 106 and analog Mixer 108. D/A 104 converts the digital In-phase data (I) into an analog I signal, while D/A 106 converts the digital Quadrature data (Q) into an analog Q signal. Analog Mixer 108 mixes the analog I and Q signals using a clock signal F_M to generate the IF output signal. Prior art transmitter 100 suffers from at least three disadvantages. First, transmitter 100 is implemented entirely with analog devices, achieving high performance is expensive. Second, because of its analog circuitry transmitter 100 cannot be realized as a monolithic CMOS device. Finally, transmitter 100 is designed about specific, fixed values of intermediate frequency, F_{IF} , and up conversion frequency, F_M . Any change in the value of either of these frequencies requires a redesign.

Thus, a need exists for a monolithic, programmable, completely digital intermediate frequency transceiver suited for application in a highly integrated, flexible, low-cost, low power device for communication applications.

5

SUMMARY OF THE INVENTION

The monolithic CMOS programmable digital intermediate frequency receiver of the present invention includes a programmable memory, a clock generator, a sigma delta converter, a digital downconverter, and a decimation filter network. The programmable memory receives and stores a first value representative of a programmable parameter k and a second value representative of programmable parameter N . Coupled to the programmable memory, the clock generator generates a first clock signal, a second clock signal and a third clock signal. The first clock signal has a first frequency, f_1 , the second clock signal has a second frequency approximately equal to f_1/k and the third clock signal has a third frequency approximately equal to f_1/N . The sigma delta converter samples an analog input signal having an intermediate frequency using the first clock signal to generate a first set of digital signals. The digital downconverter mixes down the first set of digital signals using the second clock signal to generate a second set of digital signals. Finally, the decimation filter network filters the second set of digital signals using the third clock signal to generate a third set of digital signals.

The invention may also be realized as a completely digital, programmable monolithic CMOS IF Transceiver. The completely digital architecture achieves intermediate frequency up-conversion and down-conversion. A combination sigma-delta architecture and polyphase filter is used to achieve the up-conversion and down-conversion.

The invention allows the replacement of expensive analog components with lower-cost CMOS digital circuits. The invention facilitates the use of a single architecture across a wide variety of intermediate frequencies and channel bandwidths. The completely digital path ensures a linear transmit and receive path.

30

BRIEF DESCRIPTION OF THE DRAWINGS

For a better understanding of the invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

5 FIGURE 1 illustrates a prior art completely digital intermediate frequency receiver.

FIGURE 2 illustrates a completely digital intermediate frequency receiver in accordance with an embodiment of the invention.

10 FIGURE 3 illustrates the relationship between k and the complexity of the digital and analog circuitry that must be used to realize the IF Transceiver of the present invention.

FIGURE 4 illustrates a completely digital intermediate frequency transmit processor in accordance with an embodiment of the invention.

15 FIGURE 5 illustrates a completely digital intermediate frequency transceiver in accordance with an embodiment of the invention.

FIGURE 6 illustrates a prior art intermediate frequency transmitter.

Like reference numerals refer to corresponding parts throughout the drawings.

DETAILED DESCRIPTION OF THE INVENTION

20 A. The IF Receiver

Figure 2 illustrates the intermediate frequency (IF) Receiver 20 of the present invention. IF Receiver 20 includes Sigma-Delta Converter 22, digital Down-Converter 24, Clock Generator 26, Decimation Filter Network 28 and programmable Memory 29. Unlike prior art Receiver 10, IF Receiver 20 is programmable and can
25 accommodate different intermediate, sampling and down conversion frequencies. IF Receiver 20 further differs from prior art Receiver 10 in that it is realized as a monolithic CMOS device on Substrate 21.

B. The Sigma-Delta Converter

30 Sigma-Delta Converter 22 takes the input analog IF signal on line 19 and digitizes it to produce an output binary digital word on line 23, which is coupled to digital Down-Converter 24. Sigma-delta converters have not been used as A/D Converters in IF Transceivers because their range of operation has been limited to the

audio range. However, as VLSI technology improved the frequency range of sigma-delta converters is extending beyond the audio range, making their use in IF Transceivers feasible.

Performing A/D conversion using Sigma-Delta Converter 22 offers at least two advantages. First, Sigma-Delta Converter 22 may be realized using a standard digital CMOS process, as may be digital Down-Converter 24, Clock Generator 26, Decimation Filter Network 28 and programmable Memory 29. This permits a single chip implementation of IF Receiver 20. Second, as compared to a Flash Converter, Sigma-Delta Converter 22 offers greater quantization resolution; e.g. 16 bits resolution compared to 8 bits resolution.

Referring still to Figure 2, other input signals to Sigma-Delta Converter 22 include two clock signals, a sample clock signal having a frequency F_s , and a second clock signal having a frequency F_s/k . Frequencies F_s and F_s/k are programmable, allowing Receiver 20 to accommodate a range of IF frequencies. Adjustment of these frequencies will be discussed below with respect to Clock Generator 26. The most efficient implementation of Sigma-Delta Converter 22 is arrived at for $k=4$, where Nyquist bandpass sampling assures that the correct sampled-data spectrum is selected in the digital domain.

Sigma-Delta Converter 22 may be realized using any one of prior art techniques. By way of example, the invention may be implemented with one of the sigma-delta modulators described by James C. Candy and Gabor C. Temes in *Oversampling Methods for A/D and D/A Conversion* in OVERSAMPLING DELTA-SIGMA DATA CONVERTERS: THEORY, DESIGN, AND SIMULATION (1992).

C. The Receiver Down-Converter and Filter

The binary digital output of Sigma-Delta Converter 22 on line 23 is fed to a programmable digital Down-Converter 24. This input is fed to both the in-phase (I) and quadrature (Q) arms of Down-Converter 24, which multiply the input signal with a phase-shifted version of the second clock signal, whose frequency is F_s/k , to produce down-converted, appropriately phase-shifted IQ outputs on lines 25 and 27.

Each of the digital output signals from Down-Converter 24 is then fed into digital Decimation Filter Network 28, which removes band quantization noise. Decimation Filter Network 28 includes two finite impulse response filters (FIR Filter)

30. Each FIR Filter 30 receives an input at the rate F_s and decimates it to a rate determined by a third clock signal. The third clock signal has a frequency F_s/N_i , where N_i is a programmable parameter associated with a service i . The third clock signal is also generated by Clock Generator 26. In addition, the filter coefficients of
 5 FIR Filters 30 are also programmable, depending on characteristics of the desired channel and the out-of-band noise spectrum. These coefficients can be represented as canonic-signed-digits for efficient VLSI implementation. The outputs of FIR Filters 30 are then fed into Multiplexer 32. Multiplexer 32 alternately switches its input between the IQ channels, to produce a baseband IQ bitstream on line 33 that is fed
 10 into a signal detection processor (not illustrated).

D. The Clock Generator and Programmable Memory

Clock Generator 26 generates the clock signals necessary to IF Receiver 20 in conjunction with programmable Memory 29. These clock signals include the first clock signal, which has a frequency F_s , the second clock signal, which has a frequency
 15 F_s/k , and the third clock signal which has a frequency of F_s/N . The frequency of all three clock signals can be adjusted, allowing IF Receiver 20 to accommodate a range of IF frequencies, rather than a single fixed frequency. The value of F_s is controlled via a crystal oscillator circuit. The value chosen for F_s depends upon the intermediate frequency, F_{IF} , to be supported by IF Receiver 20. In general, F_s should be a multiple
 20 of F_{IF} and greater than the frequency Nyquist rate. Preferably, the relationship between F_s and F_{IF} is that of Expression (1).

$$(1) F_s = (4F_{IF})/(2k-1); \text{ where } k \text{ is a non-zero integer.}$$

The value of k chosen effects not only the value of F_s , it effects the type of circuitry that must be used to realized IF Receiver 20. Figure 3 graphs the relationship
 25 between k and the complexity of the digital and analog circuitry that must be used to realize IF Receiver 20. As k increases, the complexity of the necessary digital circuitry increases, while the complexity of the necessary analog circuitry decreases. Given that other factors already dictate the use of very complex digital circuitry within other circuits that might be fabricated on Substrate 21 with IF
 30 Receiver 20, the ability to use relatively simple and cheap analog circuitry prior to IF Receiver 20 is desirable. A value of k as low as 4 will permit the use of simple and cheap analog circuitry. A value representative of the chosen value k is stored in

programmable Memory 29, permitting adjustment of the frequency F/k of the second clock signal.

The frequency of the third clock signal, F/N_i , is referred to as a symbol rate, or symbol frequency, which is denoted F_{symbol} . The symbol rate is dictated by the service i being processed by IF Receiver 20, with each service having a unique symbol rate. Given the chosen value of F , and the symbol rates that must be supported, the necessary values of N_i can be determined and programmed into programmable Memory 29 using Expression (2).

$$(2) N_i = F/F_{symbol}; \text{ where } i \text{ is an integer.}$$

Given a value of 1 for k and standard symbol rates, values of N_i are on the order of 100. Values of k and N_i , along with FIR filter coefficient values, are stored in programmable Memory 29. Programming of Memory 29 is under the control of Microprocessor 40 and/or Digital Signal Processor (DSP) 42. Memory 29 couples signals representative of the values of k and N_i to Clock Generator 26.

15 E. A Monolithic CMOS IF Transmitter

Figure 4 illustrates a completely digital, programmable IF Transmitter 50 in accordance with an embodiment of the invention. IF Transmitter 50 is fabricated on Substrate 21, using a single CMOS process, and includes digital Interpolator Network 52, digital quadrature Modulator 54, and digital-to-analog converter (D/A) 56. Unlike prior art transmitter 100, IF Transmitter 50 digitally up converts the baseband I and Q signals, thus permitting the remaining transmission functions to be performed digitally and to be implemented as a monolithic CMOS device. The digital implementation of IF Transmitter 50 enables modification of frequency values without redesign.

The input digital I and Q signals on line 51 is passed to Demultiplexer 58 to separate into in-phase and quadrature (IQ) digital streams on lines 57 and 59. Each stream is then fed into an Interpolator 60, which uses a factor G for interpolation. Again, using Nyquist bandpass sampling theory and $G=4$ leads to an extremely efficient implementation. Digital interpolation can be achieved using efficient $\sin(x)/x$ filtering, or efficient trigonometric approximations. Interpolators 60 perform their function using two clock signals received from Clock Generator 26, one clock signal with a frequency of F/B and the other with a frequency of $F/(G*B)$. Like G , B is a programmable parameter. The output of each Interpolator 60 is then fed into a Delta-

Sigma Modulator 62, which uses a clock signal having a frequency of F_s , to produce digital output signals on lines 61 and 63. Delta-Sigma Modulators 62 may be realized using modulators of the type described in James C. Candy and Gabor C. Temes in *Oversampling Methods for A/D and D/A Conversion* in OVERSAMPLING DELTA-SIGMA
 5 DATA CONVERTERS: THEORY, DESIGN, AND SIMULATION (1992).

Modulator 54 receives as inputs the signals on lines 61 and 63 and couples them to an I-channel Mixer and a Q-channel Mixer. Modulator 54 mixes its input signals up using a phase-shifted version of a sixth clock signal, which has a frequency of F_s/L . L is a programmable parameter. Summer 64 sums the outputs of the I-
 10 channel Mixer and the Q-channel Mixer, and the resulting digital word is fed into D/A 56. D/A 56 uses a Sample-and-Hold circuit 66, operating at a rate of $F_s/2$, before passing through a low-cost analog IF reconstruction filter. The resulting output is an IF signal on line 67.

The clock signals used by IF Transmitter 50 are generated by Clock Generator
 15 26 in conjunction with programmable Memory 29. These include a fourth clock signal having a frequency of F_s/B , a fifth clock signal having a frequency of $F_s/(G*B)$, a sixth clock signal having a frequency of F_s/L , and a seventh clock signal having a frequency of $F_s/2$. As discussed previously, the value of the F_s frequency is controlled via a crystal oscillator circuit. The value chosen for F_s depends upon the
 20 intermediate frequency, F_{IF} , to be supported by IF Receiver is controlled via a crystal oscillator circuit (not illustrated). Because the F_s clock signal will be used to clock the over-sampling Delta-Sigma Modulators 60 the value chosen for F_s should be should be a multiple of F_{IF} , and greater than the frequency Nyquist rate. Preferably, $F_s = F_{IF}$.

25 The frequency of the fourth clock signal depends upon the value of B , where B represents the bandwidth of the output signal on line 67. A value representative of the chosen value B is stored in programmable Memory 29, permitting adjustment of the frequency F_s/B of the fourth clock signal.

The parameter G , controls the value of the frequency of the fifth clock signal,
 30 $F_s/(G*B)$, which represent a symbol rate, F_{symbol} . Each service i supported by IF

Transmitter 50 has an associated F_{symbol} . Thus, appropriate values for parameters G , can be determined using the relationship of Expression (3).

$$(3) G_i = F / (F_{symbol} * B).$$

Typically, values of G_i are chosen to be within a range of 64-128. Values
5 representative of the chosen value G_i are stored in programmable Memory 29, permitting adjustment of the frequency of the fifth clock signal.

The parameter L controls the values of the frequency of the sixth clock signal, F/L , which is used by Sample-and-Hold circuit 66. While there are no constraints on the value of L on the transmission end, design of the associated receiver is simplified
10 by large values. Thus, preferable values of L are on the order of 24-36. A value representative of the chosen value L is stored in programmable Memory 29, permitting adjustment of the frequency of the sixth clock signal.

Programming of Memory 29 is under the control of a Microprocessor 40 and/or Digital Signal Processor (DSP) 42 (Fig.2). Memory 29 couples signals
15 representative of the values of B , G_i , and L to Clock Generator 26.

E. A Monolithic CMOS IF Transceiver

Figure 5 illustrates a completely digital, programmable monolithic CMOS IF Transceiver in accordance with the present invention, which combines the previously described IF Receiver 20 and IF Transmitter 50.

20 F. Summary

Those skilled in the art will appreciate that the invention provides a parameterizable and programmable architecture for intermediate frequency signal processing. The completely digital architecture achieves intermediate frequency up-conversion and down-conversion. A combination sigma-delta architecture and
25 polyphase filter is used to achieve the up-conversion and down-conversion.

The invention allows the replacement of expensive analog components with lower-cost CMOS digital circuits. The invention facilitates the use of a single architecture across a wide variety of intermediate frequencies and channel bandwidths. The completely digital path ensures a linear transmit and receive path.

30 The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the invention. However, it will be apparent to one skilled in the art that the specific details are not required in order to

practice the invention. In other instances, well known circuits and devices are shown in block diagram form in order to avoid unnecessary distraction from the underlying invention. Thus, the foregoing descriptions of specific embodiments of the present invention are presented for purposes of illustration and description. They are not
5 intended to be exhaustive or to limit the invention to the precise forms disclosed, obviously many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various
10 modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.

IN THE CLAIMS:

1. A CMOS programmable digital intermediate frequency receiver, comprising:
a programmable memory receiving and storing a first value representative of a
5 programmable parameter k and a second value representative of programmable
parameter N ;
a clock generator coupled to the programmable memory, the clock generator
generating a first clock signal having a first frequency, f_i , a second clock signal having
a second frequency approximately equal to f_i/k , and a third clock signal having a third
10 frequency approximately equal to f_i/N ;
a sigma delta converter sampling an analog input signal having an intermediate
frequency using the first clock signal to generate a first set of digital signals;
a digital downconverter mixing down the first set of digital signals using the
second clock signal to generate a second set of digital signals; and
15 a decimation filter network filtering the second set of digital signals using the
third clock signal to generate a third set of digital signals.
2. A monolithic CMOS programmable digital intermediate frequency transceiver,
comprising:
20 a programmable memory receiving and storing a first value, a second value, a
third value, a fourth value and a fifth value, the first value being representative of a
programmable parameter k , the second value representative of programmable
parameter N , the third value being representative of a programmable parameter G , the
fourth value being representative of a programmable parameter B , the fifth value being
25 representative of a programmable parameter L ;
a clock generator coupled to the programmable memory, the clock generator
generating first, second, third, fourth, fifth and sixth clock signals, the first clock
signal having a first frequency, f_i , the second clock signal having a second frequency
approximately equal to f_i/k , the third clock signal having a third frequency
30 approximately equal to f_i/N , the fourth clock signal having a fourth frequency
approximately equal to f_i/B , the fifth clock signal having a fifth frequency

approximately equal to f_i/GB , and the sixth clock signal having a sixth frequency approximately equal to f_i/L ;

a receiver receiving an analog input signal having a first intermediate frequency, the receiver comprising:

5 a sigma delta converter sampling the analog input signal using the first clock signal to generate a first set of digital signals:

a digital downconverter mixing down the first set of digital signals using the second clock signal to generate a second set of digital signals:

a decimation filter network filtering the second set of digital signals
10 using the third clock signal to generate a third set of digital signals:

a transmitter transmitting an analog output signal having a second intermediate frequency, the transmitter comprising:

a digital interpolator network interpolating a fourth set of digital signals using the fourth and fifth clock signals to generate a fifth set of digital signals:

15 a digital quadrature modulator mixing up the fifth set of digital signals using the sixth clock signal to generate a sixth set of digital signals; and

a digital-to-analog converter converting the sixth set of digital signals into the analog output signal.

20 3. A method of receiving an analog input signal having an intermediate frequency using a CMOS programmable digital intermediate frequency receiver, the method comprising:

receiving and storing a first value representative of a programmable parameter k and a second value representative of programmable parameter N ;

25 generating a first clock signal having a first frequency, f_i , a second clock signal having a second frequency approximately equal to f_i/k , and a third clock signal having a third frequency approximately equal to f_i/N ;

sampling the analog input signal having an intermediate frequency using a sigma delta converter and the first clock signal to generate a first set of digital signals;

30 mixing down the first set of digital signals using the second clock signal to generate a second set of digital signals; and

filtering the second set of digital signals using the third clock signal to generate a third set of digital signals.

4. A method of receiving and transmitting analog IF signals using a monolithic CMOS programmable digital intermediate frequency transceiver, the method comprising:

receiving and storing a first value, a second value, a third value, a fourth value and a fifth value, the first value being representative of a programmable parameter k , the second value representative of programmable parameter N , the third value being representative of a programmable parameter G , the fourth value being representative of a programmable parameter B , the fifth value being representative of a programmable parameter L ;

generating first, second, third, fourth, fifth and sixth clock signals, the first clock signal having a first frequency, f_i , the second clock signal having a second frequency approximately equal to f_i/k , the third clock signal having a third frequency approximately equal to f_i/N , the fourth clock signal having a fourth frequency approximately equal to f_i/B , the fifth clock signal having a fifth frequency approximately equal to f_i/GB , and the sixth clock signal having a sixth frequency approximately equal to f_i/L ;

sampling an analog input signal having a first IF frequency using a sigma delta converter and the first clock signal to generate a first set of digital signals;

mixing down the first set of digital signals using the second clock signal to generate a second set of digital signals;

filtering the second set of digital signals using the third clock signal to generate a third set of digital signals;

interpolating a fourth set of digital signals using the fourth and fifth clock signals to generate a fifth set of digital signals;

mixing up the fifth set of digital signals using the sixth clock signal to generate a sixth set of digital signals; and

converting the sixth set of digital signals into an analog output signal having a second IF frequency.

5. A monolithic CMOS programmable digital intermediate frequency transmitter, comprising:

a programmable memory receiving and storing a first value, a second value, a third value, a fourth value and a fifth value, the first value being representative of a

5 programmable parameter k , the second value representative of programmable parameter N , the third value being representative of a programmable parameter G , the fourth value being representative of a programmable parameter B , the fifth value being representative of a programmable parameter L ;

a clock generator coupled to the programmable memory, the clock generator
10 generating first, second, and third clock signals, the first clock signal having a first frequency approximately equal to f_i/B , the second clock signal having a second frequency approximately equal to f_i/GB , and the third clock signal having a third frequency approximately equal to f_i/L ;

a digital interpolator network interpolating a first set of digital signals using
15 the first and second clock signals to generate a second set of digital signals;

a digital quadrature modulator mixing up the second set of digital signals using the third clock signal to generate a third set of digital signals; and

a digital-to-analog converter converting the third set of digital signals into an analog output signal.

1/6




FIG. 1
(PRIOR ART)

2/6





FIG. 2

3/6

*FIG. 3*




FIG. 4

5/6




FIG. 5

6/6




FIG. 6
(PRIOR ART)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US00/12475

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H04B 1/38
US CL : 375/219, 316

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 375/219, 316, 340, 355

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,805,108 A (LENNEN) 08 September 1998, abstract, figs. 1, 13, 15-17 and 19 and col. 5, line 46 to col. 14, line 8.	1 and 3
Y	US 5,819,161 A (SAITO) 06 October 1998, abstract, figs. 1, 2 and 4, col. 3, line 47 to col. 7, line 63.	1-5
Y	US 5,375,146 A (CHALMERS) 20 December 1994, abstract, figs. 1, 2, 11 and 15.	1-5
A	US 5,748,047 A (GUTHRIE et al) 05 May 1998, abstract and figs. 1-2.	1-5



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Z* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

14 JULY 2000

Date of mailing of the international search report

01 AUG 2000

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

DON N. VO

Telephone No. (703) 305-4885

This Page Blank (uspto)